Index Terms--harmonic contents, multilevel inverters, optimized harmonic elimination, rise and fall time,
I. INTRODUCTION
ultilevel converters have been introduced as a new breed of power converters for high-power applications. Multilevel inverters have more attraction due to reduction of harmonic contents and voltage stress in power electronic applications. The general structure of the multilevel converter is to synthesize a sinusoidal voltage using several levels of voltages and a pulse width modulation technique [8] . When the number of voltage levels increases, the output waveform includes more steps, producing a staircase wave which provides the sinusoidal wave with minimum harmonic distortion [5] . As shown in Fig.1 , two most popular configurations of multilevel converters are: a diode-clamp inverter which is based on neutral point converter [1] and a flying-capacitor topology [2] , [11] [12] . Generalized structures and applications of the multilevel inverters have been discussed in [3] [4] .
Several pulse width modulation techniques for multilevel inverter topologies have been mentioned in literature. Typically, three modulation topologies are surveyed briefly as bellow:
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•Sinusoidal Pulse Width Modulation (SPWM):
Sinusoidal pulse width modulation is one of the earliest techniques, to suppress harmonics presented in the quasisquare wave [7] .
•Hysteresis current control technique:
In this technique, switching states for power electronic devices are decided by comparing a reference current and a load current, which decreases the current error and provides the desired current for a load. The hysteresis current control based on the magnitude error for an n-level inverter can be associated with number of bands around the reference current, in the way that each band does not belong to a specific voltage level [8] . •Optimized harmonic stepped-waveform technique:
Using this method for multilevel topology, the low THD waveform without any filter circuit is possible. Switching devices also turn on and off only one time per cycle. In this method the switching frequency is same as fundamental frequency. The number of eliminated harmonics is decided by the number of voltage steps, [9] [10] . Fig.2 shows a simple step waveform in which switching rise and fall times are not considered and assuming the switch is ideal. Fourier expansion of the following waveform can be calculated as:
Where:
and:
As shown in Fig.3 , a (2N+1) level inverter output waveform is the sum of N step waveforms similar as in Fig.2 with different switching angles (α 1 , α 2 ... α N ). According to Eq.3, the Fourier expansion of (2N+1)-level voltage waveform can be calculated in the form of:
Where T is the switching cycle, N is the number of switching angels and n is the harmonic order. α 1 , α 2 ... α N are the switching angles when the voltage levels are changed at these angles.
In an optimized harmonic elimination technique, the desire is to calculate switching angles to achieve the fundamental voltage and eliminate the (N-1) odd harmonics ,... In all previous methods, the switching time of the power devices have not been considered. In this part the switching time effect (t r ) is surveyed on output voltage harmonics for multilevel inverters. Fig.4 shows a simple step waveform with rise and fall times. In this case, the voltage stress ( dt dv ) across the switches in on-off transition states may be changed. 
and: 
Where t r is the switching time, T is the switching period, N is the number of switching angels and n is the harmonic order. This equation shows that (N-1) odd harmonics ,...) 5 , 3 ( th rd from a single-phase output waveform can be eliminated and also, (N-1) non-triple odd harmonics can be eliminated from a three-phase output waveform. Fig.6 shows the output phase voltage of a 3-level inverter at frequency of 50 kHz in which the optimized harmonic elimination technique has been used. The switching time t r is 1µs. Fig.7 shows the normalized harmonic spectrum of the three level voltage waveform.
III. SIMULATION RESULTS
The magnitude variations of different harmonics, b i (i=3,5,7), with respect to switching time (t r ) at various frequencies are observed at Fig.8 . For this case, the DC power supply voltage is 100 volts. The output phase voltage of a 5-level inverter at output frequency of 50 kHz using optimized harmonic elimination technique is shown in Fig.9 . The switching time is 1 µs. The normalized harmonic spectrum of the five-level output voltage is shown in Fig.10 The simulation results show that the harmonic elimination method with considering the switching time increases, the Total Harmonic Distortion (THD). In fact, for high frequency applications in which the switching time cannot be neglected, the off-line analysis based on traditional method (Eq.3) is not a proper method as it may not eliminate the expected harmonics. Using the equations (7&8) magnitude of each harmonic order can be determined.
Let's consider the PWM based on the harmonic elimination method for low frequency applications (t r <<T s ) as the pulse positions are shown in Fig.12a . The magnitude of each harmonic can be calculated using Eq.3.
For a high frequency application (t r <T s ), the switching time is considerable and if the output voltage waveform is generated as shown in Fig12.b the expected harmonics are not cancelled (Fig.8 & Fig.11 ). A simple method to solve the problem is to shift the edges of the pulse to the left and right sides by t r /2 as shown in Fig.12 .c. In this case, we can use the off-line switching times based on sharp pulses and turn on the switches t r /2 earlier and turn off them t r /2 later with respected to the traditional method ( Fig.12.a) .
The following results have been calculated based on the new switching times with considering different t r at different output frequencies. Fig.13 shows that the third harmonics has been cancelled while the pulse has a switching time of 1µs. 
A. Three-level inverter considering a new switching time (t r )

B. Five level inverter considering a new switching time (t r )
In this section, we have performed same analysis for a fivelevel inverter considering new switching times for different t r and output frequencies. Fig.15 shows that the 3 rd and 5 th harmonics are eliminated when new switching times are employed. The other harmonic contents at different frequencies are shown in Fig.16 with respect to t r in which the 3 rd and 5 th are cancelled and the magnitude of 7 th harmonic can be found at different frequency and t r . Multilevel inverters have been broadly used in many power electronic applications as a proper solution to reduce output harmonic contents and electromagnetic interferences. Many pulse width modulation techniques have been suggested for multilevel inverters in the literature. This paper presents a pulse width modulation technique based on optimized harmonic elimination method for multilevel voltage source inverters. In spite of the previous PWM schemes, power devices on-off switching times (rise and fall times) have been taken into account. In this case, the voltage stress (dv/dt) across the switches in on-off transition states may be changed as an important factor in EMI reduction in a multilevel inverter fed motor drive systems. Frequency spectrums of output voltage are also examined regarding on-off switching time variations. FFT analysis results and the harmonic variation with respect to output frequency and rise and fall times are presented to investigate the proposed technique for 3,5-level inverters. Mathematical analysis and simulation results are performed to evaluate proposed method.
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